Signal independent digital calibration technique for SAR ADC with one bit redundancy
نویسندگان
چکیده
A digital calibration technique for high resolution SAR ADC with only one redundant conversion bit is presented in this paper. The proposed work employs no extra calibration DAC or input signal as calibration reference. Calibration signal is generated through switching redistribution DAC in two calibration phase, so that calibration accuracy will not be affected by input signal distribution. DAC accuracy is determined by MSB capacitors with non-binary radix, which are rounded to integer unit capacitors to get smaller mismatch. Monte carlo simulation results prove the stability of calibration accuracy to over 11b with noise and offset errors under 2% capacitor mismatch.
منابع مشابه
Digital Calibration of SAR ADC
Four techniques for digital background calibration of SAR ADC are presented and compared. Sub-binary redundancy is the key to the realization of these techniques. Some experimental and simulation results are covered to support the effectiveness of these techniques. Keywords—SAR ADC, digital background calibration, DAC mismatch, bit weight, sub-binary redundancy
متن کاملA 12 bit 40 MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout
We present a SAR ADC with a generalized redundant search algorithm offering the flexibility to relax the requirements on the DAC settling time. The redundancy also allows a digital background calibration, based on a code density analysis, to compensate the capacitor mismatch effects. The total number of capacitors used in this architecture is limited to a half of the one in a classical SAR desi...
متن کاملA 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS- LArg calorimeter readout
This paper presents a SAR ADC with a generalized redundant search algorithm offering the flexibility to relax the requirements on the DAC settling time and allowing a digital calibration, based on a code density analysis, to compensate the capacitors mismatching effects. The proposed architecture uses a DAC with only 2 unit capacitors, for N-bit resolution, and a simplified monotonic switching ...
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملAll-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture
The “Split ADC” architecture enables fully digital calibration and correction of nonlinearity errors due to capacitor mismatch in a Successive Approximation (SAR) ADC. The die area of a single ADC design is split into two independent halves, each converting the same input signal. Total area and power is unchanged, resulting in minimal increase in analog complexity. For each conversion, the half...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 12 شماره
صفحات -
تاریخ انتشار 2015